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ABSTRACT
Frequency generators are widely used in electronics. Here, we report the design and experimental realization of a memristive
frequency generator employing a unique combination of only digital logic gates, a single-supply voltage and a realistic threshold-
type memristive device. In our circuit, the oscillator frequency and duty cycle are defined by the switching characteristics of
the memristive device and external resistors. We demonstrate the circuit operation both experimentally, using a memristor
emulator, and theoretically, using a model memristive device with threshold. Importantly, nanoscale realizations of memristive
devices offer small-size alternatives to conventional quartz-based oscillators. In addition, the suggested approach can be used
for mimicking some cyclic (Sisyphus) processes in nature, such as “dripping ants”or drops from leaky faucets.
Introduction
Cyclic evolutions and relaxation oscillators are ubiquitous in nature. One example of these is the leaky faucet [Fig. 1(a)], where
the suspended fluid mass increases gradually, until it suddenly decreases, when the droplet tears off.1–3 Other examples of
relaxational dynamics can also be found in granular media4 as well as in mechanical5 and superconducting systems.6 Similar
dynamics can be even found in wildlife. For example, some types of ants7, 8 can continuously climb a rod, aggregate, and
eventually drop, right after a critical mass is accumulated [see Fig. 1(b)].
Analogous phenomena in driven dissipative systems are known as Sisyphus processes. According to Greek mythology,
King Sisyphus was doomed to repeatedly push a rock uphill, which would then roll back down [Fig. 1(c)]. Recently, Sisyphus
processes9 were studied in electric circuits based on superconducting10–13 and normal-state14–16 systems. In these circuits,
a driven artificial atom, a qubit, was coupled to either a mechanical or an electrical resonator. Depending on its detuning,
the qubit was driven by the resonator either “uphill” (the usual Sisyphus process) or downhill (unusual, or “happy Sisyphus”
process). The cycle was completed by relaxation to the ground state in the presence of an additional periodic signal.
Here we demonstrate a new miniaturized clock signal generator based on a memristive (memory resistive) device17 operating
in a Sisyphus-like cycle. In modern electronics, the clock signal is most frequently produced by quartz generators and sometimes
by RC-based circuits or other approaches. The quartz generators offer a high precision at the cost of their size. Less precise
RC-circuits are more compact. Nanoscale memristive devices18 [combining their very small size with switching frequencies in
a convenient range (e.g., hundreds of MHz)] are the core components of clock generators explored here.
In the literature, there are several known methods of using memristors in oscillating circuits. In particular, significant
attention has been focused on nonlinear oscillators constructed from Chua’s oscillators, by replacing Chua’s diodes with
memristors.19, 20 The authors of Ref. 21 proposed a programmable frequency-relaxation oscillator. In such a circuit, a
memristor-based digital potentiometer is used to set switching thresholds of a Schmitt trigger. Moreover, memristors can be
employed to replace capacitors in relaxation oscillators resulting in compact reactance-less oscillators.22–26 Additionally, it was
shown experimentally that some polymeric memory devices exhibit slow current oscillations when subjected to a constant
voltage.27 Our work presents an advanced reactance-less oscillator design having a unique combination of only digital logic
gates, a single-supply voltage and a realistic threshold-type memristive device.
In the proposed clock signal generator, the frequency is defined by the switching characteristics of a memristive device.
Our circuit employs bi-polar memristive devices18 operating in such a way that their memristances (memory resistances)
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Figure 1. (Color online) (a)-(c) Examples of Sisyphus cycles: (a) leaky faucet, (b) dripping ants,7, 8 (c) mythological Sisyphus.
(d) Simplified effective circuits realizing a two-phase memristive Sisyphus circuit: the increasing memristance stage 1 (left
circuit) and decreasing memristance stage 2 (right circuit). Memristance oscillations and clock pulses are shown schematically
on the graphs (e). (b) is reprinted with permission from Ref. 7.
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Figure 2. (Color online) (a) A particular realization of a clock signal generator. This circuit employs an OR gate with
Schmitt-trigger inputs (to the left), and open-drain identity (upper) and NOT (lower) gates. Here Vp = 5 V is the power supply
voltage. (b) I−V curves of the memristive system M used in this work. The memristive system parameters are given in the text.
increase/decrease at positive/negative voltages applied to the device, respectively. The effective circuits depicted in Fig. 1(d)
show the two stages of its operation. In stage 1 (left circuit), the positive voltage applied to the memristor M causes an
increase in its memristance. In the second stage, the device polarity is changed and the memristance decreases. In this way, the
memristance oscillates between two values [see Fig. 1(e)], similarly to the oscillations of the boulder height above the ground
level in the Sisyphus case [Fig. 1(c)]. Importantly, the circuit does not require any large-size components (such as a quartz
resonator) typically used in conventional oscillator circuits.
Memristive clock signal generator
Figure 2(a) presents the specific memristive clock generator circuit introduced in this work. Its components include the
memristive system M, an OR gate with Schmitt-trigger inputs (to the left), open-drain identity (upper) and NOT (lower) gates,
three resistors and a capacitor. Note that the resistors R1 and R2 here play the same role as R1 and R2 in the effective circuits
shown in Fig. 1(e). As will be readily observed, the output of the OR gate defines the operation stages: logical 0 corresponds to
the increasing memristance stage 1, while logical 1 corresponds to the decreasing memristance stage 2. The hysteretic input
levels of the Schmitt-trigger inputs (denoted by V+ for the logic 1, and V− for the logic 0, V− <V+) are employed as voltage
thresholds triggering the stage changes. Figure 2(b) shows the calculated pinched hysteresis loops of the memristive system M
described by Eqs. (1-2). In this calculation, RM(t = 0) = 2 kΩ, VM(t) =V0 sin(2pi f t), V0 = 2.9 V, and all other parameters of
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Figure 3. (Color online) (a) Experimentally measured voltages at the output of the OR gate (Vout) and top and bottom
electrodes of the memristive system (VM,2(1)) in the circuit shown in Fig. 2(a). For clarity, the Vout is displaced by 5 V. (b)
Memristance RM extracted from the data presented in (a) by using Eq. (3).
M are the same as in the memristor emulator specified below Eqs. (1)-(2).
One can notice from Fig. 2(a) that indeed, the increasing memristance stage 1 switches to the decreasing memristance stage
2 as soon as the voltage level VM reaches the V+ threshold. At this instance in time, the output of the OR gate changes to 1,
grounding the bottom terminal of M and setting the identity gate into the high impedance state. Assuming that VM,2 >V− right
after the switching (below we discuss all the related requirements), the circuit will remain in the decreasing memristance stage
2 while VM,2 >V−. The transition from stage 2 to stage 1 occurs in a similar way (as soon as VM,2 <V−, and thus both inputs
of OR become logical zeros). In Fig. 2(a), the R3C circuit introduces a short time delay to ensure proper switching between the
phases. The generator output frequency is not influenced by this delay.
Next, we discuss the experimental implementation of the clock signal generator. In our experiments, the memristive system
M is realized with a digital memristor emulator.21, 28 Its main parts include a microcontroller, analog-to-digital converter and
digital potentiometer. The operation of the digital memristor emulator is straightforward: using the analog-to-digital converter,
the microcontroller cyclically measures the voltage applied to the digital potentiometer, calculates an updated value of the
memristance (using pre-programmed equations of voltage-controlled or current-controlled memristive system17), and writes the
updated value of the memristance into the digital potentiometer. Figure 5(b) of Ref. 28 presents a photograph of the specific
digital memristor emulator realization employed in the present paper. More details regarding the emulator design can be found
in Refs. 21, 28.
The memristor emulator was pre-programmed with a model of voltage-controlled memristive systems with threshold29, 30
I = R−1M (x)VM, (1)
dx
dt
=
{
±sign(VM)β (|VM|−Vt) if |VM|>Vt
0 otherwise
, (2)
where I and VM are the current through and the voltage across the memristive system, respectively, and x is the internal state
variable playing the role of the memristance. Here RM(x)≡ x, β is a positive switching constant characterizing the intrinsic
rate of memristance change when |VM| > Vt, Vt is the threshold voltage, and the + or − sign is selected according to the
device connection polarity. Additionally, it is assumed that the memristance is limited to the interval [Ron, Roff] (note that
Ron < Roff). The specific model parameters used in our emulator are β = 62 kΩ/V·s, Vt = 1.2 V, Ron = 1 kΩ, and Roff = 10 kΩ,
and RM(t = 0) = (Ron +Roff)/2. We built the circuit shown in Fig. 2(b) using a TI SN74HC7032 positive-OR gate with
Schmitt-trigger inputs, CD74AC05 inverters with open-drain outputs, R1 = 4.7 kΩ, R2 = 2.7 kΩ, R3 = 10 kΩ, andC= 1.35 nF.
Our circuit is fully reproducible within the specifications of the circuit components. Assuming that the future memristor
devices will be available with well characterized characteristics (similarly, for example, to usual resistors or capacitors),
we expect that the suggested circuit based on real memristors will be reproducible too. In addition, our measurements and
simulations did not display any significant dispersion of the memristive properties as well of the output signal produced by the
circuit. Basically, the memristor emulator operates deterministically and thus the circuit also operates deterministically. As
deterministic models are frequently used to describe the response of real memristive devices and, in many cases, show a very
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good agreement with experiments, we believe that the selected approach (based on the emulator) illustrates our idea in a very
realistic manner.
Figure 3(a) presents results of our measurements. While the VM,1 and VM,2 curves clearly demonstrate two stages of the
circuit operation, the output Vout [displayed in Fig. 2(a)] shows a stable clock signal with a period of about 0.194 s and a duty
cycle of about 27%. With the knowledge of R1 and R2, the VM,1 and VM,2 curves were used to extract the time dependence of
the memristance RM depicted in Fig. 3(b). Its variations are similar to the desired variations of RM sketched in Fig. 1(e).
Circuit analysis
In Fig. 3(b), the memristance RM of M changes periodically from R−M to R
+
M, and back (see also Fig. 1(e)). Analytically, one
can find the corresponding durations of the time intervals, τ1 and τ2. In what follows, we focus on the effective circuit models
depicted in Fig. 1(d) to find τ1 and τ2 analytically.
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Figure 4. (Color online) Period T = τ1 + τ2 as function of the resistance R1. Inset: the duty cycle τ2/T as a function of R1.
This plot was obtained using the following set of parameters: Vp = 5 V, V+ = 3 V, V− = 1.8 V, and β = 62 kΩ/V·s. Note that
R2 and Vt are indicated on the plot.
For the sake of convenience, let us consider the system dynamics from t = 0 in both stages and perform calculations based
on the memristive device model employed in our emulator [Eqs. (1, 2)]. Then, using
VM,i(t) =Vp
RM,i(t)
Ri+RM,i(t)
, (3)
where i= 1,2 denotes the two time intervals, we integrate Eq. (2) with appropriate initial and final conditions for both intervals,
and accounting for the memristor polarity. As a result, one can find the following expression for the duration of the two stages
τi =
1
β
R+M−R−M
Vp−Vt +
1
β
RiVp(
Vp−Vt
)2 ln
{(
Vp−Vt
)
R+M−VtRi(
Vp−Vt
)
R−M−VtRi
}
. (4)
The oscillation period is given by
T = τ1 + τ2. (5)
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The boundary values of the memristance, R−M and R
+
M, can be expressed through the Schmitt-trigger input thresholds as
R+M =
R1V+
Vp−V+ , R
−
M =
R2V−
Vp−V− . (6)
The expression for the period T can be written in a simple form assuming that R1 = R2 and VpVt (and also R1 . R−M so
that VpR−MVtR1). Then we obtain
T =
2
β
R1
Vp
{
R+M−R−M
R1
+ ln
R+M
R−M
}
. (7)
This together with Eq. (6) gives
T =
2
β
R1
Vp
{
Vp (V+−V−)(
Vp−V+
)(
Vp−V−
) + lnV+ (Vp−V−)
V−
(
Vp−V+
)} . (8)
The above formulas are plotted in Fig. 4. There, it is assumed that all the circuit parameters (except R1 and R2) are fixed.
This figure shows that both the period T and the duty cycle τ2/T can be tuned in a certain range by varying R1 and/or R2. In
Fig. 4, the solid curve was plotted for the same value of R2 as used in the experiment, while the other curves demonstrate the
changes assuming equal resistances, R2 = R1, for several values of the memristor threshold voltage Vt. In particular, Fig. 4
demonstrates that the formula (8), which is valid at Vt = 0 and R2 = R1, provides a good estimation for the period T for small
values of the threshold voltage Vt when R2 = R1. Moreover, Fig. 4 also shows several experimentally measured periods and
corresponding duty cycles that exhibit a very good agreement with our analytical results.
Finally, we consider the limitations imposed on the clock signal generator components required for its proper operation. The
numerical estimations provided below employ parameter values that are close to those of our experimental implementation of
the signal generator. For the convenience of readers, here we list the values of these parameters: Vp = 5 V,V+ = 3 V,V− = 1.8 V,
Vt = 1.2 V, Ron = 1 kΩ, and Roff = 10 kΩ.
1. In the stage 1, the minimum (maximum) values of VM must be below (above) V+; namely, VM(Ron)<V+ and VM(Roff)>
V+. Consequently,
Ron
(
Vp−V+
)
V+
< R1 < Roff
(
Vp−V+
)
V+
. (9)
Numerically, 0.667 kΩ < R1 < 6.67 kΩ.
2. In the stage 2, the minimum (maximum) values of VM must be below (above) V−, namely, VM(Ron)<V− and VM(Roff)>
V−. Consequently,
Ron
(
Vp−V−
)
V−
< R2 < Roff
(
Vp−V−
)
V−
. (10)
Numerically, 1.778 kΩ < R2 < 17.78 kΩ.
3. Moreover, right after the switching from stage 1 to stage 2, the voltage across M should stay above V−, namely,
V− <VpR+M/
(
R+M +R2
)
, where R+M is given by Eq. (6). It follows that
R2
R1
<
V+
(
Vp−V−
)
V−
(
Vp−V+
) (11)
and, numerically, R2/R1 < 2.67. We note that the requirement that in the transition from stage 2 to stage 1 the voltage
across M stays below V+, is also given by Eq. (11). For the same transition, one can also require that VM(R−M)>Vt in
stage 1, however, this requirement is weaker than the criterion 4.
4. In order to start oscillations from any initial condition, the voltage across M (in the worst-case limit RM = Ron) should
exceed Vt. This results in
R1 < Ron
(
Vp
Vt
−1
)
. (12)
Using the above-mentioned parameters, we obtain R1 < 3.167 kΩ.
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5. Lastly, we mention the obvious requirement on V−, namely, Vt <V−.
One can easily notice that in our experimental implementation of the circuit shown in Fig. 2(b), the selected values of
R1 = 4.7 kΩ and R2 = 2.7 kΩ satisfy the criteria in Eqs. (9-11). Regarding the criterion (12), we were able to use a large value
of R1, because the initial value of the emulator memristance was selected above Ron.
Conclusion
We have proposed and analyzed the design of a memristive clock signal generator. Assuming a realistic threshold model
of a memristive device, we experimentally demonstrated the operation of a memristive frequency generator. While our
demonstration is based on a slow memristor emulator, the real memristive devices can result in frequencies in the industrially
important MHz-GHz range. Moreover, the specific proposed circuit for frequency generation offers frequency and duty cycle
tunability. These theoretical considerations together with our experimental emulation shows the potential of such circuits for
very compact frequency generators.
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